Abstract-A direct-current current-voltage (DCIV) measurement technique of interface and oxide traps on oxidized silicon is demonstrated. It uses the gate-controlled parasitic bipolar junction transistor of a metal-oxide-silicon field-effect transistor in a pln junction isolation well to monitor the change of the oxide and interface trap density. The dc base and collector currents are the monitors, hence, this technique is more sensitive and reliable than the traditional ac methods for determination of fundamental kinetic rates and transistor degradation mechanisms, such as charge pumping.
I. INTRODUCTION
T IS WELL recognized that the electrical characteristics I of metal-oxide-semiconductor transistors (MOST'S) and bipolar junction transistors (BJT's) degrade during circuit operation due to channel-hot-electron (CHE) and substratehot-electron (SHE) stresses which increase oxide (QoT) and interface trap ( & I T ) densities [l] , [2] '. In MOST's, the trapped charges reduce the mobility ( A p ) and shift the threshold gate voltage (AVGT), both of which reduce drain saturation current ( A I D ) which slows down the switching speed due to longer charging time of interconnect or load capacitances at lower currents. The trapped charges also shift the subthreshold gate voltage ( A l /~~-~~b ) , and decrease subthreshold slope of the drain-current versus gate-voltage curve, which reduces the current cut-off sharpness, thereby increasing leakage current or standby power and decreasing the noise margin. In BJT's, QIT and QoT will increase the minority carrier recombination rate in the base, thereby reducing its current gain, such as the common-emitter current gain, ,BF [3] . Thus, a quantitative separation of the effects of QOT and QIT is necessary to delineate the location and physical origin of the degradation in order to design and manufacture highly reliable integrated circuits with ten-year or longer operating life. Manuscript received January 25, 1995; revised May 15, 1995 . The review of this paper was arranged by Associate Editor D. P. Verret. This work was supported by a MOS and a bipolar transistor reliability physics contracts awarded to the University of Florida by the Semiconductor Research Corporation (SRC), and by the National Science Foundation under Grant ECS-9220382. Materials and test transistors were provided by the SRC member companies and SRC mentors of the two contracts.
A. Neugroschel, C.-T. Sah The separation of QoT and QIT is generally difficult. It has not been reliably separated using the traditional capacitance and conductance methods or the transient methods because the test structures are two-terminal capacitors, or very small test transistors which give extremely small capacitances due to the very small device area. Many traditional methods for separating QOT and QIT were reviewed [4] , and a two-step method was demonstrated. However, it uses the subthreshold slope to monitor QIT which is reliable only when there is not an inhomogeneous or lateral distribution of QIT and Q O T . Hence, it is not reliable for monitoring the highly nonuniform QIT and QOT generated by CHE stress.
A novel method is demonstrated in this paper which measures the de base and collector currents versus the gate voltage, to be known as DCIV method (in analogy to the traditional usage such as HFCV for high-frequency capacitance-voltage or QSCV for quasi-static CV), to monitor the QIT and QoT. The novel DCIV method contains two features: 1) The base current ( I B ) of the vertical BJT is used to measure the recombination current at the interface traps generated during fabrication or operation which avoids the error from lateral distribution or areal nonuniformity of QIT and QOT because IB is directly proportional to NIT or Q I T / q . 2)
The collector current (IC) of the vertical BJT is used to measure the QOT because IC increases sharply when the gate voltage passes the flat-band value toward depletion and inversion. The method will be described in this article using the nMOST and npnBJT of the BiMOS structure shown in Fig. 1 [4] ), but it is also present in the submicrometer nMOST's in a pwell on n-substrate of production CMOS (Complementary MOS) inverter circuits. Thus, the novel DCIV method to be described can be easily applied to production test transistors and some examples to be given were data measured on micrometer and submicrometer MOST-BJT production structures.
With reference to Fig. 1 , the BJT can be measured before and after a stress in two configurations: The top-emitter (top-E) or bottom-emitter (bottom-E) measurement configurations, with the n+drain/p-base or n+substrate/n-epitaxy/p-base as the forward biased emitter/base junction. Our geometrical terminology deviates from the traditional, emitter-up and emitterdown, which confuses the geometrical location of the emitter with the emitted-charge flow direction. In both configurations, the shape of the IB-VGB curve and the magnitude of IB at a constant VEB will measure QIT [ 5 ] , [6] . However, we recently anticipated that the shape and magnitude of IC will also be a strong function of VGB in both configurations because IC increases sharply at the flat-band gate voltage, VGB-flatband, from a low constant current to a high constant current at strong inversion voltage, VGB-threshold. This sharp increase occurs when the electron-channel between the n+drain and n+source appears at VGB-flatband which abruptly increases the emitterhase area in the top-E configuration and the collectorhase area in the bottom-E configuration. The stress-induced base current, AI,, is solely due to electron-hole recombination at the stress-generated interface traps [5], [6] , hence, is a function of stress-induced interface charge and trap concentrations, AQIT and ANIT, or the stress-induced density-of-states of the interface traps and surface recombination velocity, ADIT and AS,. However, the increase of the collector current with VGB is nearly all from geometrical increase in the emitter or collector area contributed from the nMOST's electron channel. Therefore, the lateral shift in the Ic-VG, curve, AV -GB, is mainly a function of the stress-induced change of flatband gate voltage, AVGB-flatband, and hence is a very sensitive monitor of AQOT + AQIT. Thus, combining the AI, -VGB and IC -VGB data will enable the separation of AQOT and AQIT.
Experimental data in the following section will demonstrate this capability of the novel DCIV method.
Minority carrier surface recombination rate or velocity SO at the Si/SiO2 interface was studied extensively since the use of MOS-gate-controlled BJT was demonstrated by one of us in 1961-1962 [ 5 ] , [6] . In the early and follow-up experiments, IB was measured in either the top-emitter configuration [5]- [9] or bottom-emitter configuration [lo]-[ 131, to evaluate SO. In
[7] through [9], the BJT ,BF degradation during emitter-base reverse-bias stress at the junction breakdown voltage was also studied. In many of these earlier measurements, the IB -VGB curve was also displaced along the gate-voltage axis due to stress, but the peak in IB -VGB was not very sharp. In some cases no peak was observed. In addition, the magnitude of IB was greatly increased by the generated NIT. Thus, an estimate of AQOT from the shift of VGB at the peak AIB in the AI, -VGB curve cannot be very accurate and reliable.
DESCRIP~ON AND DEMONSTRATION
Production n-channel MOST fabricated by state-of-the art CMOS process is measured to demonstrate the proposed DCIV method. The starting n-Si wafer has a p-base well with surface concentration of 1 x 10l6 cmP3, gate oxide thickness of z, 2~ 150 A, channel length L = 1.6 pm, and the gate area of AG = 1.6 x 100 pm2. The cross-sectional view was shown in Fig. 1 . Fig. 2 (a) and (b) shows the npn-BJT's IB -VGB and IC -VGB curves, measured in both the top-E and bottom-E configurations, before and after SHE stress as labeled.
The oxide charges and interface traps were generated by areally uniform SHE stress with VSB = VDB = 4 V, and VGB = 7.5 V. During the SHE stress, the bottom emitter junction (n+substrate/n-epitay/p-base shown in Fig. 1 ) was forward-biased to inject electrons into the p-base. Some of these electrons are accelerated (designated as hot electrons), by the reverse-biased surface space-charge layer ( VSB = VDB = 4 V) of gate-induced collectorhase junction area, to >3.2 eV kinetic energy. These hot electrons are then injected into the gate oxide over the 3.12 eV SiOa/Si electron potential barrier. in Fig. 2(c) , however, the VGB shift in ID -VGB is due to the build-up of both QOT and QIT which cannot be separated by this MOST ID -VGB measurement alone unless additional properties of the interface traps are known or assumed, a limitation also present in Terman's method to obtain DIT from HFCV characteristics. The two BJT measurements just described in Fig. 2 (a) and (b) can help to separate the QOT and QIT, which are analyzed as follows.
The stress-generated increase of the I, shown in Fig. 2 (a) gives a direct measure of the surface recombination velocity SO and the density-of-the-state of the interface traps, D I T , because it is proportional to the maximum of the stress induced I,, AI, I, (post-stress) -I, (pre-stress). Its peak and shape can be distorted by areal nonuniformity of QOT, DIT, or other device parameters, such as base dopant concentration and oxide thickness. But areal nonuniformity alone cannot produce a base current which must come from electronhole recombination, unlike the HFCV (Cgb -VGB) used in Terman's analysis and the ID -VGB in the subthreshold slope analysis of the interface trap density, whose distortion could solely arise from areal inhomogeneity even when DIT = 0. 
The density-of-state, ADIT ( l/cm2-eV), and carrier capture cross sections, ( T , = ( T~ = (TO (cm2), of the interface traps are assumed to be independent of the binding energy in the energy range AEIT in the Si energy gap [16] . The calculation of AVGB-IT is more complex than (2)-(2B) for an energy distribution of interface traps with energydependent density-of-state, DIT ( E I T ) and carrier capture
cross sections, on ( E I T ) and op (EIT).
However, SO calculated from measured AI, after stress using (2), can still be used to monitor the build-up of the interface traps and the associated AVGB-IT. In the example shown in Fig. 2(a) , the numerical results are AS0 21 1600 cm/s at the IB-peak which occurs at the gap energy position of VS -VF = -0.24 V below the midgap for the top-E curve stressed with a fluence of 5 x 10l8 electrodcm', and AS0 N 40 c d s at VS -VF = -0.26 V for the bottom-E curve stressed at a fluence of 1 x 1017 electrodcm'. For many devices measured, IB-peak of the bottom-E was about five times smaller than that of top-E.
The prestress-poststress IC -VGB curves of both the top-E and bottom-E configurations shown in Fig. 2 It was asserted in the preceding discussion that IC is not caused by carrier recombination or generation of the newly generated interface traps, but solely by the increase of the emitter or collector area from the gate-induced electron channel described above. This is now experimentally proven in Fig. 2(b) by the nearly parallel VGB shift of the post-stress IC from its pre-stress range with the nearly identical height for both the top-E and bottom-E measurement configurations, although this stress has generated a large NIT to give the large increase of IB shown in Fig. 2 by using the fundamental property of intrinsic interface traps whose charge state is acceptor-like (negatively charged) near the conduction band edge and donor-like (positively charged) near the valence band edge, because they are localized or bound electron states which are split-off states from the respective band states by random atomic location perturbation of the crystalline periodic potential at the SiOZ/Si interface. This charge state assignment was implied by Bardeen when he introduced the concept of neutral Fermi level VFN [17] .
For Si, VFN is at about Ev + ( 
(44
which can then be used in (1) In the present example, NIT was generated by the areally uniform SHEi stress, thus, a decreasing slope of ID -VGB shown in Fig. 2(c) gives an indication of a real stress-induced NIT rather than inhomogeneity, analogous to the reasoning for the anticipated experimental post-stress slope reduction of the IC -VGB just discussed. However, an important point is frequently overlooked: NIT or DIT(EIT)AEIT from the ID -VGB in Fig. 2(c) is in the strong inversion voltage range, VGB > VGB-TH or in the Si-gap energy range VS > 2 v F -VBE + (2kTlq) near the conduction band edge. In contrast, Fig. 2(b) is in the mid-range of the Si energy gap, from flat-band (Vs = 0) to strong inversion or threshold (VS = ~V F -VBE). Thus, the subthreshold slope monitors an additional energy range of DIT near the minority band edge, which is application-important because the MOST operates in this strong inversion range when it is turned on. But it is also fundamentally significant because the decreasing post-stress subthreshold slope [compressed by logarithmic ID but still visible in the solid curve Fig. 2(c) ] indicates an increasing DIT with energy towards the conduction band edge, which is consistent with the commonly depicted Ushaped DIT as anticipated by the fundamental microscopicatomic model of interface states implied by Bardeen [17] . A qualitative estimate from the subthreshold slope change in Fig. 2(c) , using the well known equation [20] gives
NIT or D I T ( E I T ) A E I T in
We are indebted to Professor Ma who insisted on this point which affects the numerical result evaluated from experimental data given in [4] , but, does not alter the conclusions given in [4] . Additional examples are given in Fig. 3(a) -(c) for the bottom-Emitter configuration which use IC to monitor negative, positive, and turn-around AQOT induced by stress. Fig. 3(a) is identical to Fig. 2(b) showing positive AV,, from negative AQoT. Fig. 3(b) shows negative AVGB after SHEi stress (curve 2) with VGB = 12 V and VDB = VSB = 10 V, due to positive AQoT, as anticipated [15] by the electronimpact emission of electrons trapped at the neutral oxygen vacancy, V s + e* -+ V : + 2 e -. Fig. 3(c) 3 , , , , , 1 , , , , , , , , , , , was measured after an additional 500 s stress, indicating that some originally trapped electrons (not the captured electrons during the short stress) are emitted via a second pathway, the impact emission just described for Fig. 3(b) . The stress condition used in Fig. 3 (c), with source floating or shorted to drain, approximates that in BJT under emitterbase junction reverse-bias stress. Thus, the bottom-emitter measurement configuration can be used to study the fundamental degradation mechanisms in BJT even without a separated gate over the emitter-base junction [3].
The sensitivity of this new DCIV is demonstrated experimentally in Fig. 4 which gives a sensitivity limit or minimum measurable SO < -1 cm/s and NIT 5 lo9 cmP2.
SUMMARY
A new DCIV method for separating the oxide charge and interface traps in oxidized silicon is presented. It has several unique features difficult to attain previously. 1) It is a purely dc method resulting in ease of instrumentation and extremely high detection sensitivity. 2) It gives true D I T , not affected by inhomogeneity and hence usable for profiling DIT and Q I T . 3) It has very high DIT sensitivity in presence of large QOT. 4) It is applicable to submicrometer area devices in conventional production CMOS and nMOST junction well structure. 5) It can monitor the degradation kinetics of both MOST'S and BJT's.
